



REVISIONS		DATE	APPROVED
1	DESIGN	10-27-76	HW GSH
2	CHG # 1555	REDRAWN 11-7-77	
3	CHG # 1592		1-12-78
4	CHG # 2127		8-12-78
5	CHG # 2310		8-30-78



REV	DATE	DESCRIPTION	BY	CHKD	APPROV
1	11/21/73	REVISED & REDRAWN PER CN 1458	GJ	LPH	
2	12/18/73	REVISED & REDRAWN PER CN 1458	GJ	LPH	
3	1/23/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
4	2/20/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
5	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
6	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
7	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
8	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
9	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
10	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
11	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
12	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
13	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
14	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
15	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
16	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
17	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
18	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
19	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
20	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
21	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
22	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
23	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
24	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
25	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
26	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
27	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
28	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
29	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	
30	3/1/74	REVISED & REDRAWN PER CN 1458	GJ	LPH	



DATE	APPROVALS	DATE	APPROVALS
3-1-73	PROJ. ENGR. JAL	3-1-73	PROJ. ENGR. JAL
	WFC. ENGR. G.C.		WFC. ENGR. G.C.
	ENGR. MGR. G.C.		ENGR. MGR. G.C.
	DRAWN BY G. MUCK		DRAWN BY G. MUCK
	CHECKED BY G. MUCK		CHECKED BY G. MUCK
	SIZE FOR REVISION DRAWING NO. 008-1225		SIZE FOR REVISION DRAWING NO. 008-1225
	SCALE NONE		SCALE NONE
	SHEET 1 OF 1		SHEET 1 OF 1

DATE	REV	BY	CHK
6-1-74	B	CH	CH
10-1-74	C	CH	CH
5-7-74	D	CH	CH
8-1-74	E	CH	CH

DATE	REV	BY	CHK
6-1-74	B	CH	CH
10-1-74	C	CH	CH
5-7-74	D	CH	CH
8-1-74	E	CH	CH

DATE	REV	BY	CHK
6-1-74	B	CH	CH
10-1-74	C	CH	CH
5-7-74	D	CH	CH
8-1-74	E	CH	CH

DATE	REV	BY	CHK
6-1-74	B	CH	CH
10-1-74	C	CH	CH
5-7-74	D	CH	CH
8-1-74	E	CH	CH

DATE	REV	BY	CHK
6-1-74	B	CH	CH
10-1-74	C	CH	CH
5-7-74	D	CH	CH
8-1-74	E	CH	CH

NOTES

For calibration, the card set polarity defaults to Vol.

DIGITAL CARD JUMPERS - 1229

- JP1 = OPEN
- JP2 = SHORT
- JP3 = SHORT
- JP4 = SHORT
- JP5 = SHORT
- JP6 = OPEN
- JP7C = 9 PULSE REJECT
- JP7M = 1 PULSE REJECT
- JP8 = OPEN
- JP9 = N
- JP10 = WORD LIMIT = 2048
- JP11 = SHORT

ABORT TIMER = JP1 - NOT USED

PAUSE TIMER (CR2) = NOT USED

WAVEFORM VARIABLES

1PP = 30.45SEC ± 100µSEC

TR = .4V/.15SEC ± 15%

TD1 ≥ 10.45SEC

TD2 ≥ 100 n sec

TPN = 7 ± 5 u sec

VCC1 = 4.2 ± .25V

VCC2 = 6.0 ± .25V

VCCP = 5.5 ± 0.25 V


NOTE: TR ADJUST FOR BIT 1 PROGRAM = ADJALOG R39

PULSE NO.	VCEP*	WOP*
1 - 3	27	20
4 - 6	30	23
7 - 9	33	26

\* ± 1.0V Tolerance

These waveforms correspond to callouts on the Calibration Chart, Switch S2 of the Universal Callibrator. Refer to indicated positions to obtain waveforms. Refer to Performance Check section of manual for detailed steps.

PROGRAM WAVEFORMS




WAVEFORMS NOT TO SCALE

TRUTH TABLES

LINE: HI(1); NO LINE: LOW(0)

MODE ROM U15

TIMING ROM U1



DATA I/O

TIMING DIAGRAM

K. JONES

M.H.I. CALIBRIC

12-1-75

007-1226-1

# Calibration Chart

## DATA I/O

Programming systems for tomorrow...today

CALIBRATION CHART 017-1226-1  
 FIXTURE 702-1071  
 PROGRAM ADAPTER 910-1226-1

PROGRAM CARD 909-1226-1  
 MANUFACTURER MONOLITHIC MEMORIES  
 PROM M. M. I. GENERIC FAMILY

DATE	REV	REVISION RECORD	DR	CK
2-77	E	C.N. #1053	KJ	DP
4-16-77	-	C.N. #1238	PW	DP
7-9-77	F	C.N. #1520 (re-typed)	GJ	
10-19-77	-	P9 update, CN #1996	GJ	GJ
11-77	-	E.C.N. #2565	ES	

PAGE 1 OF 3

CAL. ADAPT. (POS. LOGIC) LOCATION	TEST DESCRIPTION	STEP NO.	PROGRAMMER WORD COUNT			SWITCH POSITIONS		MEASUREMENT				COMMENTS	
			WORD COUNT			POSITIONS		TEST PT.	ADJ.	LIMITS			
			DEC	HEX	OCT	S2	S3			MIN	NOM		MAX
7F EB		+24	000	00	000			+24	R26	23.5	24.0	24.5	Adjustments are located on the power supply board. See programmer manual. See NOTE 1.
7F EB	FIXED	+48	000	00	000			+48	R24	49.4	49.7	49.8	
7F EB	SUPPLIES	+5	000	00	000			+5	R18	5.05	5.1	5.15	
7F EB		-9	000	00	000			-9	R40	-8.8	-9.0	-9.2	
7F EB	PROGRAMMABLE SUPPLY	1-5	000	00	000	7	1	PROG. V.		28.0		36.0	Set programmer in FMD. Adjustment Step.
7F EB	VCC VERIFY LOW, V SET	2-1	001	01	001	5	1	TP3	R36	3.95	4.2	4.45	
7F EB	VCC VERIFY HIGH, V SET	2-2	000	00	000	5	1	TP3	R38	5.75	6.0	6.25	Set programmer in REV. Adjustment Step.
7F EC	VCC PROGRAM, V SET	2-3	002	02	002	5	1	TP3	R37	5.25	5.5	5.75	
7F EC	VCC CURRENT, ICC LIMIT	2-4	003	03	003	6	1	TP3		2.0		3.0	See NOTE 2. Set programmer in FMD. Test point located on analog card.
7F EC	VERIFY LOGIC LOW LEVEL	3-1	004	04	004	7	8	U6 P8		0.9		1.1	
7F EC	VERIFY LOGIC HIGH LEVEL	3-2	003	03	003	7	8	U6 P8		2.8		3.2	Set programmer in FMD. Adjustment Step.
7F EC	BIT 8 VOL LOAD VERIFY	3-3	004	04	004	2	8	TP3		3.8		4.8	
7F EC	BIT 7 VOL LOAD VERIFY	3-4	003	03	003	2	8	TP3		2.1		2.9	Set programmer in FMD. Adjustment Step.
7F EC	BIT 6 VOL LOAD VERIFY	3-5	004	04	004	2	9	TP3		3.8		4.8	
7F EC	BIT 5 VOL LOAD VERIFY	3-6	003	03	003	2	9	TP3		2.1		2.9	Set programmer in FMD. Adjustment Step.
7F EC	BIT 4 VOL LOAD VERIFY	3-7	004	04	004	2	10	TP3		3.8		4.8	
7F EC	BIT 3 VOL LOAD VERIFY	3-8	003	03	003	2	10	TP3		2.1		2.9	Set programmer in FMD. Adjustment Step.
7F EC	BIT 2 VOL LOAD VERIFY	3-9	004	04	004	2	11	TP3		3.8		4.8	
7F EC	BIT 1 VOL LOAD VERIFY	3-10	003	03	003	2	11	TP3		2.1		2.9	Set programmer in FMD. Adjustment Step.
7F EC	BIT 0 VOL LOAD VERIFY	3-11	004	04	004	2	12	TP3		3.8		4.8	
7F EC	BIT 4 VOL LOAD VERIFY	3-12	003	03	003	2	12	TP3		2.1		2.9	Set programmer in FMD. Adjustment Step.
7F EC	BIT 3 VOL LOAD VERIFY	3-13	004	04	004	2	23	TP3		3.8		4.8	
7F EC	BIT 2 VOL LOAD VERIFY	3-14	003	03	003	2	23	TP3		2.1		2.9	Set programmer in FMD. Adjustment Step.
7F EC	BIT 1 VOL LOAD VERIFY	3-15	004	04	004	2	22	TP3		3.8		4.8	
7F EC	BIT 0 VOL LOAD VERIFY	3-16	003	03	003	2	22	TP3		2.1		2.9	Set programmer in FMD. Adjustment Step.
7F EC	BIT 1 VOL LOAD VERIFY	3-17	004	04	004	2	21	TP3		3.8		4.8	
7F EC	BIT 0 VOL LOAD VERIFY	3-18	003	03	003	2	21	TP3		2.1		2.9	Set programmer in FMD. Adjustment Step.
7F EC	BIT 1 VOL LOAD VERIFY	4-1	005	05	005	4	5	TP3	R34	26.0	27.0	28.0	
7F EC	E2 PROGRAM, VPP LOW SET	4-2	006	06	006	4	5	TP3	R3	32.0	33.0	34.0	

CAUTION! See NOTE 2.

2 Tests. See NOTE 1.

Confirm bit 8 ON (HEX 7F) on DO Bus.

Confirm bit 7 ON (HEX BF) on DO Bus.

Confirm bit 6 ON (HEX DF) on DO Bus.

Confirm bit 5 ON (HEX EF) on DO Bus.

Confirm bit 4 ON (HEX F7) on DO Bus.

Confirm bit 3 ON (HEX FB) on DO Bus.

Confirm bit 2 ON (HEX FD) on DO Bus.

Confirm bit 1 ON (HEX FE) on DO Bus.

CAL. ADAPT. HEX DATA (POS. LOGIC) LOCATION	TEST DESCRIPTION	STEP NO.	PROGRAMMER WORD COUNT			SWITCH POSITIONS		TEST PT.	ADJ.	MEASUREMENT		
			DEC	HEX	OCT	S2	S3			MIN	NOM	MAX
7D EC	E2 PROGRAM. VPP MEDIUM	4-3	007	07	007	4	5	TP3		29.0		31.0
7D EC	E2 CURRENT, IPP LIMIT	4-4	007	07	007	6	5	TP3		2.5		3.5
3D ED	E2 VERIFY	4-5	008	08	010	10	5	TP3		0.0		0.4
3D ED	E3 & E4 PROGRAM/VERIFY	4-6	008	08	010	7	6 & 7	TP3		5.0		5.15
BD E6	BIT 8 PROGRAM	5-1	009	09	011	3	8	TP3		25.0		27.0
BD E6	BIT CURRENT LIMIT	5-2	009	09	011	6	8	TP3		2.5		3.5
BD C6	BIT 8 DESELECT	5-3	010	0A	012	3	8	TP3		0.0		0.9
BD C6	BIT 7 PROGRAM	5-4	011	0B	013	3	9	TP3		25.0		27.0
BD A6	BIT 7 DESELECT	5-5	012	0C	014	3	9	TP3		0.0		0.9
BD A6	BIT 6 PROGRAM	5-6	013	0D	015	3	10	TP3		25.0		27.0
BD 86	BIT 6 DESELECT	5-7	014	0E	016	3	10	TP3		0.0		0.9
BD 86	BIT 5 PROGRAM	5-8	015	0F	017	3	11	TP3		25.0		27.0
BD 66	BIT 5 DESELECT	5-9	016	10	020	3	11	TP3		0.0		0.9
BD 66	BIT 4 PROGRAM	5-10	017	11	021	3	12	TP3		25.0		27.0
BD 46	BIT 4 DESELECT	5-11	018	12	022	3	12	TP3		0.0		0.9
BD 46	BIT 3 PROGRAM	5-12	019	13	023	3	23	TP3		25.0		27.0
BD 26	BIT 3 DESELECT	5-13	020	14	024	3	23	TP3		0.0		0.9
BD 26	BIT 2 PROGRAM	5-14	021	15	025	3	22	TP3		25.0		27.0
BD 06	BIT 2 DESELECT	5-15	022	16	026	3	22	TP3		0.0		0.9
BD 06	BIT 1 PROGRAM	5-16	023	17	027	3	21	TP3		25.0		27.0
BD 26	BIT 1 DESELECT	5-17	024	18	030	3	21	TP3		0.0		0.9
3D 3C	PROGRAM V. KILL	5-18	025	19	031	4	5	TP3		0.0		0.4
BD C6	ADDRESS TEST VIL, A0	6-1	682	2AA	1252	7	20	TP3		0.0		0.4
BD C6	ADDRESS TEST VIH, A1	6-2	682	2AA	1252	7	19	TP3		4.8		5.15
BD C6	ADDRESS TEST VIL, A2	6-3	682	2AA	1252	7	18	TP3		0.0		0.4
BD C6	ADDRESS TEST VIH, A3	6-4	682	2AA	1252	7	17	TP3		4.8		5.15
BD C6	ADDRESS TEST VIL, A4	6-5	682	2AA	1252	7	16	TP3		0.0		0.4
BD C6	ADDRESS TEST VIH, A5	6-6	682	2AA	1252	7	15	TP3		4.8		5.15
BD C6	ADDRESS TEST VIL, A6	6-7	682	2AA	1252	7	14	TP3		0.0		0.4
BD C6	ADDRESS TEST VIH, A7	6-8	682	2AA	1252	7	13	TP3		4.8		5.15
BD C6	ADDRESS TEST VIL, A8	6-9	682	2AA	1252	7	2	TP3		0.0		0.4

4

3

5

CAL. ADAPT. HEX DATA (POS. LOGIC) LOCATION U 2 U 1	TEST DESCRIPTION	STEP NO.	PROGRAMMER WORD COUNT			SWITCH POSITIONS		TEST PT.	ADJ.	MEASUREMENT LIMITS		
			DEC	HEX	OCT	S2	S3			MIN	NOM	MAX
BD C6	ADDRESS TEST VIH, A9	6-10	682	2AA	1252	7	3	TP3		4.8		5.15
BD C6	ADDRESS TEST VIL, A10	6-11	682	2AA	1252	7	4	TP3		0.0		0.4
BD 26	ADDRESS TEST VIH, A0	6-12	1365	555	2525	7	20	TP3		4.8		5.15
BD 26	ADDRESS TEST VIL, A1	6-13	1365	555	2525	7	19	TP3		0.0		0.4
BD 26	ADDRESS TEST VIH, A2	6-14	1365	555	2525	7	18	TP3		4.8		5.15
BD 26	ADDRESS TEST VIL, A3	6-15	1365	555	2525	7	17	TP3		0.0		0.4
BD 26	ADDRESS TEST VIH, A4	6-16	1365	555	2525	7	16	TP3		4.8		5.15
BD 26	ADDRESS TEST VIL, A5	6-17	1365	555	2525	7	15	TP3		0.0		0.4
BD 26	ADDRESS TEST VIH, A6	6-18	1365	555	2525	7	14	TP3		4.8		5.15
BD 26	ADDRESS TEST VIL, A7	6-19	1365	555	2525	7	13	TP3		0.0		0.4
BD 26	ADDRESS TEST VIH, A8	6-20	1365	555	2525	7	2	TP3		4.8		5.15
BD 26	ADDRESS TEST VIL, A9	7-1	1365	555	2525	7	3	TP3		0.0		0.4
BD 26	ADDRESS TEST VIH, A10	7-2	1365	555	2525	7	4	TP3		4.8		5.15
BD 26	GROUND TEST	7-3	1365	555	2525	8	24	TP3		0.0		0.08
7F AD	← DATA PATTERN FOR ALL WORDS NOT SHOWN											

NOTES:

- 1. For the System 19, the limits for this test are .01 volt less than specified.
- 2. Do not hold S1 depressed for extended periods.